
DS792F2
17
CS43L22
Confidential Draft
3/4/10
SWITCHING SPECIFICATIONS - IC CONTROL PORT
Inputs: Logic 0 = DGND; Logic 1 = V; SDA CL =30pF.
13. Data must be held for sufficient time to bridge the transition time, tfc, of SCL.
Parameters
Symbol
Min
Max
Unit
SCL Clock Frequency
fscl
-
100
kHz
RESET Rising Edge to Start
tirs
550
-
ns
Bus Free Time Between Transmissions
tbuf
4.7
-
s
Start Condition Hold Time (prior to first clock pulse)
thdst
4.0
-
s
Clock Low time
tlow
4.7
-
s
Clock High Time
thigh
4.0
-
s
Setup Time for Repeated Start Condition
tsust
4.7
-
s
SDA Hold Time from SCL Falling
thdd
0-
s
SDA Setup time to SCL Rising
tsud
250
-
ns
Rise Time of SCL and SDA
trc
-1
s
Fall Time SCL and SDA
tfc
-
300
ns
Setup Time for Stop Condition
tsusp
4.7
-
s
Acknowledge Delay from SCL Falling
tack
300
1000
ns
t
buf
t
hdst
t
hdst
t
low
t r
t f
t
hdd
t
high
t sud
t sust
t susp
Stop
Start
Stop
Repeated
SDA
SCL
t
irs
RESET
Figure 4. Control Port Timing - IC